Covered 0.7.10

License: Free ‎File size: N/A
‎Users Rating: 4.3/5 - ‎8 ‎votes

Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.

VERSION HISTORY

  • Version covered-0.7.10 posted on 2010-12-02
    Several fixes and updates
  • Version covered-0.7.10 posted on 2010-12-02

Program Details