This project develops a DSP processor that is optimized for FIR/IIR/DCT operations. The coding is done in VHDL, and is intended to be synthesized by Altera Quartus II.
VERSION HISTORY
- Version initial posted on 2004-11-24
Several fixes and updates - Version N/A posted on 2004-11-24
Program Details
- Category: Development > Other
- Publisher: dsp-gatech.sf.net
- License: Free
- Price: N/A
- Version: Array
- Platform: windows