SmGen is a finite state machine generator for Verilog. Not an FSM entry tool though. The input is behavioral-like Verilog. SmGen generates a synthesizabe FSM based design from it. Clock boundaries are explicitly provided by the designer.
VERSION HISTORY
- Version files posted on 2010-06-11
Several fixes and updates - Version N/A posted on 2010-06-11
Program Details
- Category: Development > Other
- Publisher: smgenerator.sf.net
- License: Free
- Price: N/A
- Version: Array
- Platform: linux